

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
26 September 2002 (26.09.2002)

PCT

(10) International Publication Number
WO 02/075337 A2(51) International Patent Classification: **G01R 31/00**(21) International Application Number: **PCT/US02/08627**(22) International Filing Date: **19 March 2002 (19.03.2002)**(25) Filing Language: **English**(26) Publication Language: **English**(30) Priority Data:
60/277,675 20 March 2001 (20.03.2001) US
60/277,795 21 March 2001 (21.03.2001) US(63) Related by continuation (CON) or continuation-in-part (CIP) to earlier application:
US 60/277,675 (CON)
Filed on 20 March 2001 (20.03.2001)(71) Applicant (for all designated States except US):
SCHLUMBERGER TECHNOLOGIES, INC. [US/US];
150 Baytech Drive, San Jose, CA 95134 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **DALLA RICCA,**


Paolo [US/US]; 362 McDuff Avenue, Fremont, CA 94539 (US). WEST, Burnell, C. [US/US]; 46750 Sentinel Drive, Fremont, CA 94539 (US).

(74) Agent: **PHILLIPS, John, C.**; Fish & Richardson P.C.,
4350 La Jolla Village Drive, Suite 500, San Diego, CA 92122 (US).

(81) Designated States (national): AF, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: **LOW-JITTER CLOCK FOR TEST SYSTEM**

(57) Abstract: Generating test signals for a device under test (DUT) involves generating a master reference signal, using a vernier technique to generate test pattern signals based on the master reference signal, generating a test clock signal that is phase-matched with and frequency similar to the test pattern signals by providing the master reference signal as input to a phase-locked loop (PLL) and controlling one or more programmable dividers in the PLL to adjust the test clock signal to be a multiple or sub-multiple of a frequency of the test pattern signals, applying the test clock signal to the clock input pin of the DUT, and applying the test pattern signals to data pins of the DUT. When the frequency of the test pattern signals is changed, the test clock signal frequency may be adjusted to calibrate to the changed frequency of the test pattern signals by re-programming the programmable dividers.

WO 02/075337 A2

[illegible]

Published:

— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Low-Jitter Clock for Test System

RELATED APPLICATION

[0001] This application claims priority to U.S. Provisional Patent Application No. 60/277,675, filed March 20, 2001, and to U.S. Provisional Patent Application No. 60/277,795, filed March 21, 2001.

BACKGROUND

[0002] This application relates to test system clocks used to generate test patterns and clock signals for test circuits, such as integrated circuit devices.

[0003] Test systems for testing high-speed integrated-circuit devices (i.e., device under test (DUT)), such as microprocessors, have become increasingly sophisticated due to the need for generating precise clock signals and test pattern signals. The clock signals are provided to a DUT's clock input pin and used to run the DUT, while the test pattern signals are used to drive and strobe the DUT's data pins.

[0004] Test pattern signals (which are also referred to as "event sequences") generally include a pattern of events, such as binary values (1s and 0s), and an associated time for the occurrence of each event at its rising and falling edges, which is usually referred to as a test period. Events usually are one of two event types-- drive events that drive a DUT data pin to a particular state, and strobe events (also called test events) that test the state of a DUT data pin. FIG. 1 illustrates an example of a test pattern 100, such as may be generated for testing a DUT. In this example, the test pattern 100 includes four events. An event is a pair (S,T) where "S" is a state and "T" is the time associated with the transition to the state. For example, test pattern 100 has four drive events which can be written as (D1,1), (D0,8), (D1,13) and (D0,18). The first event is driving the signal to a high state (1) at time equal to 1. The second event is driving the signal to a low state (0) at time 8. The third event is driving to a high state (1) at time 13. The fourth event is driving to a low state (0) at time 18. The test period of the test pattern 100 is the time between time 1 and time 13, which is repeated for successive generations of the drive events.

[0005] In developing a test pattern signal, a test system needs a mechanism for generating a pattern of events in which rising and falling edges can be placed at precise times within a chosen test period with reference to the test system's master clock.

PCT/US02/08627

Assuming the master clock has a period of 2.5 nanoseconds (ns), the test system should be able to place rising/falling edges with a precision on an order of 10 picoseconds (ps). As shown in FIG 2, generating a test pattern signal with a test period that is a multiple of the master clock 200's period (e.g., 2.5 ns or 5.0 ns) can be done by using a programmable divider 204. Generating a test pattern signal having a test period that is between a multiple of the master clock period (e.g., 2.7 ns or 5.5 ns) can be done by using a vernier technique, which is implemented by a vernier circuit 210, to provide a programmable period off-set 212 (which is referred to as a "period vernier") to the master clock 200's period or multiple of the master clock 200's period. Generally, the period vernier 212 value is used to adjust the master clock period to achieve a desired test period 216 suitable for a particular test pattern signal. Test systems, such as those described in U.S. Pat. Nos. 6,128,754, 5,673,275 and 5,212,443, the disclosures of which are incorporated by reference, describe the use of a vernier technique to generate a period vernier.

[0006] Because the vernier technique is a digital approach to frequency synthesis, it generally has certain advantages, such as increased flexibility (i.e., the ability to easily place events in the test periods) and the ability to change period instantaneously during run-time. However, the vernier circuit is inherently analog in nature, and, therefore nonlinear. The vernier circuit's nonlinearity tends to have a large affect on the edge placement accuracy (EPA) of the test period and the period-top period jitter of the test period. Typically values of the period-to-period jitter can be 20 ps. On a spectrum analyzer, jitter typically shows up as spurs spaced by the frequency at which the vernier-based clock cycles.

[0007] A clock signal that is used to run the DUT generally needs to be phase synchronized with and frequency similar to the test pattern signal. Frequency similar means the clock signal is a multiple or sub-multiple of the test pattern signal. Generally, a vernier-based clock is used to generate the clock signal for the DUT.

SUMMARY

[0008] The present inventors recognized that conventional test systems, using a period vernier based clock to generate test pattern signals and clock signals for a DUT, could change clock period instantaneously during run-time, easily move the occurrence of an event within the test period, and provide a clock signal with some period-to-period jitter. The present inventors further recognized that the period-to-period jitter associated

WO 02/075337

PCT/US02/08627

with a period vernier based clock can be problematic for certain applications, such as structural testing, that need a low period-to-period jitter clock input to the DUT, in addition to the flexibility of the period vernier based clock for changing the period and moving the occurrence of an event with the period. Consequently, the present inventors developed a low-jitter clock for test systems using period verniers for generating test pattern signals. The present inventors developed the low-jitter clock by using a programmable phase-lock-loop clock that can output a signal that is frequency similar to and phase matched with the generated period vernier based test pattern signals.

[0009] Implementations of the test system formatter described here may include various combinations of the following features.

[0010] In one aspect, a signal generating apparatus for a test system includes a period vernier test pattern generator programmable to generate test pattern signals using a vernier technique, and a phase-locked-loop clock programmable to output a test clock signal that is frequency-similar (e.g., a multiple or sub-multiple of a frequency of the test pattern signals) to and phase-matched with the test pattern signals generated by the period vernier clock. Each of the period vernier test pattern generator and the phase-locked-loop clock may be programmable to generate corresponding test pattern signals and test clock signals for different types of devices to be tested. Moreover, the period vernier test pattern generator may be programmable to place events in a master period at a precision of about two or more orders of magnitude greater than the master period.

[0011] The signal generating apparatus may further include a master timing reference signal supplied to each of the period vernier test pattern generator and the phase-locked-loop clock. The period vernier test pattern generator may include a global sequencer and one or more local sequencers. The phase-locked-loop clock may include a multiplier, a low-pass filter, a voltage controlled oscillator and a feedback portion. The phase-locked-loop clock also may include a programmable delay line and/or a programmable gate, each controllable to re-synchronize the phase-locked-loop clock with the period vernier test pattern generator if an output of the period vernier test pattern generator changes.

[0012] The phase-locked-loop clock may include one or more programmable dividers that are controllable to adjust the frequency of the phase-locked-loop clock output. These dividers may include a first divider arranged at a reference input signal side of a phase-locked-loop, a second divider arranged in the feedback portion of the phase-locked-loop, and a third divider arranged at an output side of the phase-locked-

PCT/US02/08627

loop. In that case, the first divider may be a divide-by- M divider, the second divider may be a divide-by- N divider and the third divider may be a divide-by- D divider, wherein M , N and D are programmable integer coefficients. The frequency of the test clock signal is controllable by choosing M , N and D to select a desired output frequency, F_{out} , according to the equation

$$[0013] \quad F_{out} = F_{ref} * \frac{N}{M * 2 * D}$$

[0014] where F_{ref} is the reference input signal. N may correspond to a period resolution and may be set, for example, to 64. D may correspond to a coarse frequency adjustment and M may correspond to a fine frequency adjustment. In one implementation, D is a power of two.

[0015] In another aspect, test signals may be generated by generating test pattern signals using a vernier technique, and generating a test clock signal that is frequency-similar to and phase-matched with the test pattern signals using a phase-locked-loop. The generated test pattern signals and the phase-matched test clock signal may be applied to a device under test. In particular, the generated test pattern signals are applied to data pins of the device under test and the phase-matched test clock signal is applied to the clock input pin of the device under test. The phase-matched test clock signal may be generated by synchronizing the test clock signal to the test pattern signals using the phase-locked loop. Generating a phase-matched test clock signal further may involve generating the test pattern signals and the test clock signal based on a common master clock reference.

[0016] Moreover, generating a frequency-similar test clock signal may involve substantially matching the frequency of the test clock signal to a frequency of the test pattern signals. Substantially matching the frequency of the test clock signal may involve controlling one or more programmable dividers to adjust the test clock signal to be a multiple or sub-multiple of the frequency of the test pattern signals. More generally, controlling a frequency of the test clock signal may be accomplished by controlling a plurality of programmable dividers.

[0017] When a frequency of the test pattern signals is changed, the frequency of the test clock signal may be adjusted to match the changed frequency of the test pattern signals by re-programming one or more programmable dividers. In that case, the test clock signal may be re-synchronized with the test pattern signals by controlling a delay line or a gate or both to alter a timing of the test clock signal.

WO 02/075337

PCT/US02/08627

[0018] In another aspect, generating test signals for a device under test may involve generating a master reference signal, using a vernier technique to generate test pattern signals based on the master reference signal, generating a test clock signal that is phase-matched with and frequency similar to the test pattern signals by providing the master reference signal as input to a phase-locked loop and controlling one or more programmable dividers in the phase-locked-loop to adjust the test clock signal to be a multiple or sub-multiple of a frequency of the test pattern signals, applying the test clock signal to the clock input pin of the device under test, and applying the test pattern signals to data pins of the device under test. When the frequency of the test pattern signals is changed, the frequency of the test clock signal may be adjusted to calibrate to the changed frequency of the test pattern signals by re-programming the one or more programmable dividers. Moreover, the test clock signal may be re-synchronized with the test pattern signals by controlling a delay line or a gate or both to alter a timing of the test clock signal.

[0019] The systems and techniques described here may provide several advantages. For example, one has the ability to produce a clock signal with a dependable placement of edges within that signal, for example, on the order of ± 2 picoseconds (ps) with a master clock period of 2.5 nanoseconds (ns). Moreover, one can generate a clock signal with lower period-to-period jitter (e.g., 2 ps), that will not erode timing margin in applications with a sub-nanosecond internal core clock, which is a significant improvement over conventional systems that can have a period-to-period jitter of about 20 ps. The generated clock signal's stability can result in a stable DUT core clock, an improvement in the timing performance of the DUT, and an increase in the testing yield. As a result, the systems and techniques described here are particularly suited for applications, such as structural testing, that require the flexibility of the period vernier for generating test pattern signals for data pins and the low jitter of the phase-lock-loop clock for clock input.

[0020] Details of one or more embodiments are set forth in the accompanying drawings and the description below. Other features and advantages will be apparent from the description and drawings, and from the claims.

DRAWING DESCRIPTIONS

[0021] FIG 1 is a diagram of a test pattern.

PCT/US02/08627

[0022] FIG 2 is a block diagram of a conventional period-vernier circuit for generating test periods.

[0023] FIG 3 is a block diagram of a test system using a selectively programmable phase-lock-loop clock and a period-vernier test pattern generator.

[0024] FIG 4 is a block diagram of a period-vernier test pattern generator.

[0025] FIG 5 is a block diagram of a selectively programmable phase-lock-loop clock.

[0026] FIG 6 is a timing diagram illustrating the timing signals used and generated by the phase-lock-loop clock.

[0027] Like reference symbols in the various drawings indicate like elements.

DETAILED DESCRIPTION

[0028] FIG. 3 is a block diagram of a test system that, by using a period vernier for generating test pattern signals and a PLL-based clock having a range of programmable frequencies for generating clock signals, can improve edge placement accuracy and can provide a clock signal having low period-to-period jitter to a DUT clock input.

[0029] System oscillator (OSC) 300 provides a clock signal to a phase-lock-loop clock (PLL Clock) 360 through input signal Fref 352. The system oscillator 300 also provides a clock signal to a divide-by-2 circuit 318, which divides the clock signal in half. In this particular case, the system oscillator 300 is running at 800 MHz, but other frequencies could be used depending on application and design parameters. The output of the divide-by-2 circuit 318 is the master clock (Clock) 414, which in this case is running at 400 MHz, but other master clock frequencies can be obtained by using a system oscillator running at a different frequency or using a programmable divider instead of the divide-by-2 circuit 318 the value depending on application and design parameters. The Clock 414 is relayed to the Period Vernier Test Pattern Generator 320, which has an input/output line 322 coupled to a separate pin electronics 336 for a particular pin of a DUT 340. The Period Vernier Test Pattern Generator 320 provides test pattern signals through input/output line 322 to pin electronics 336, which are then provided to the data pins of DUT 340. As indicated above, the PLL clock 360 receives the system oscillator signal through signal Fref 352 and a software control signal (SW Control) 306 and a reset signal (Reset) 308. The PLL clock 360 can provide clock signals up to four clock pins per site that can be used either as four single-ended clocks or two differential clocks. Of course, depending on application and design parameters, clock signals can be provided to more

PCT/US02/08627

than four clock pins per site. In this example, the PLL clock 360 is providing a single clock signal to clock input 338.

[0030] Fref 352, in this example, has a frequency of 800 MHz, but other frequencies could be obtained depending on application and design parameters by using, for example, a system oscillator with a different frequency. The PLL clock 360 outputs a PLL clock signal (Fout) 380, which is frequency similar to, and phase matched with, the test pattern signals that are transmitted to the data pins of the DUT 340. As noted above, frequency similar means the signal Fout 380 is a multiple or sub-multiple of the test pattern signal. The clock input 338 of the DUT 340 receives the signal Fout 380 from the PLL Clock 360.

[0031] The combination of the PLL Clock 360 with the Period Vernier Pattern Generator 320, as shown in FIG. 3, is particularly suited for applications, such as structural testing, that could use the flexibility of the vernier technique for providing test data to the data pins of the DUT 340 and the low period-to-period jitter of the PLL technique for clock input to the DUT 340. In structural testing, for example, the internal clock of the DUT 340 needs to be synchronized precisely to a test system clock having low period-to-period jitter for the reasons noted below.

[0032] Because most high-speed integrated-circuit devices are driven by an internal PLL clock, the internal PLL clock of the DUT 340 multiplies the clock signal provided by the test system to the clock input 338 (e.g., in conventional systems, a vernier-based clock signal, while in this implementation, the signal Fout 380) to run the core of the DUT 380 at a high frequency. For instance, a 100 MHz test system clock input may be multiplied by a DUT's internal PLL clock to obtain a 1.6 GHz core operation. After the test pattern signals are applied to the data pins of the DUT 340, the state of data pins of the DUT 340 are scanned out and compared to the expected result. Because the core of the DUT 340 runs at 1.6 GHz (i.e., at a period of 625 ps), any period-to-period jitter in the clock signal provided to clock input 338, such as a 20 ps jitter in a vernier-based clock, adversely affects the DUT's internal PLL clock's operation. This can result in a jittery core clock, which ultimately reduces the timing performances of the DUT and possibly impacts the testing yield.

[0033] In this implementation, however, the DUT 340 is provided a stable clock signal, Fout 380, i.e., it has lower period-to-period jitter (e.g., 2 ps), that will not erode timing margin in applications with a sub-nanosecond internal core clock. Further, the signal Fout 380 can be made to be frequency similar to, and phase matched with, the test

pattern signals that are transmitted to the data pins of the DUT 340. Also, among other advantages, the PLL clock 360 can improve edge placement accuracy compared to an edge placement accuracy provided by a conventional vernier-based clock.

[0034] FIG. 4 shows a block diagram of the Period Vernier Test Pattern Generator 320. A global sequencer 412 receives the master clock (Clock) 414. The global sequencer 412 can be either of the global sequencers disclosed in U.S. Pat. Nos. 5,477,139 and 5,212,443 which are incorporated herein, or any other global sequencer that produces similar output signals that can be used to generate a test period. In the example shown in FIG. 4, the master clock 414 is running at 400 MHz, with a base period of 2.5 ns.

[0035] The global sequencer 412 outputs the master clock 414 and a time zero signal 416. The time zero signal 416 is a specified clock pulse edge to which a test period is to be referenced. The global sequencer 412 uses a vernier technique, such as the one disclosed in U.S. Pat. No. 5,477,139, which is incorporated herein, to provide a number of digital bits on lines 418 to indicate an offset from the time zero signal 416 for the beginning of the test period. The offset is referred to as a period vernier or period offset. The period vernier values can be composed of an integer number of master clock cycles plus a fractional part of the master clock. The fractional part, as well as the period resolution of the test period can be provided by, for example, relaying 8 bits of information. Using the period vernier gives the ability to provide a test period resolution which is not limited to the period resolution of the master clock 414. In this example, the period resolution of the master clock at 400 MHz is 9.765625 ps (i.e., 2.5 ns divided by 256).

[0036] All of these signals are provided to a number of local sequencers 420, which can be used by the local sequencers disclosed in U.S. Pat. Nos. 6,128,754, 5,477,139 and 5,212,443, which are incorporated herein, or any other local sequencer known to one of ordinary skill. The local sequencers 420 generate test pattern signals, which include a pattern of events, such as 1s and 0s, and a time for the occurrence of each event (i.e., a test period), which is based on the master clock 414, time zero signal and the period vernier value. Each local sequencer has input/output line 322 coupled to the separate pin electronics 336, which are generally connected to the local sequencer 420 by coaxial cable.

[0037] FIG. 5 shows a block diagram of the PLL clock 360, which can generate clock signals at Fout 380 having a range of programmable frequencies. Furthermore, the

PCT/US02/08627

clock signals at Fout 380 can be made to be frequency similar to, and phase matched with the test pattern signals generated by the Period Vernier Test Pattern Generator 320. Also, as stated above, the PLL clock 360 can achieve improve edge placement accuracy and can provide a clock signal at Fout 380 having low period-to-period jitter.

[0038] The PLL clock 360 receives a reference signal (Fref) 352, which is processed by a a programmable divide-by-M circuit 520. The resulting signal (Fref/M) 518 is received by a multiplier 524, which also receives a feedback signal 529 from a programmable divide-by-N circuit 530. The resulting signal 525 is transmitted to a low-pass filter 526. The filtered signal is transmitted to a voltage controlled oscillator (VCO) 528. The output of the VCO (VCO out) 542 is feedback to the programmable divide-by-N circuit 530 and transmitted to a divide-by-2 circuit 532 and a programmable divide-by-D circuit 534, which outputs the clock signal at Fout 380, which is frequency similar to and phase matched with the test pattern signals generated by the Period Vernier Test Pattern Generator 320. Frequency synthesis and phase matching can be accomplished by using a reset signal (Reser) 308 and a SW Control 306, which provides a software calibrated timing delay, with a Delay Line (DL) 522 and a Gate 526. Frequency synthesis and phase matching are explained in further detail below.

Frequency Synthesis

[0039] The PLL clock 360 receives the signal Fref 352, which, in this example, has a period of 1.25 ns (i.e., 800 Mhz), but other frequencies could be used depending on application and design parameters. The frequency of the signal Fout 380 can be calculated according to equation (1):

$$F_{out} = F_{ref} * \frac{N}{M * 2 * D},$$

where F_{ref} is the reference clock signal frequency, N and M are programmable coefficients, and D is a programmable coefficient of programmable divider 534, which can be 1, 2, 4, 8, 16 or 32 or any power of 2 depending on application and design parameters. The period of the signal Fout 380 can be calculated according to equation (2):

$$T_{out} = T_{ref} * \frac{M * 2 * D}{N}.$$

[0040] Equation (2) shows that the period resolution for the PLL clock 360 depends on the value of N , while the period duration (i.e., frequency range) is affected by the value of M and D . In this implementation, the minimum required period resolution

PCT/US02/08627

for the PLL clock 360 is 39.0625 ps. Because T_{ref} is 1.25 ns, one can get the required resolution by setting N to be 64 with M and D set to 1. If a different period resolution for the PLL clock 360 is desired, N can be set to 32, for example, with M and D set to 1 and T_{ref} at 1.25 ns, to achieve a period resolution of 78.125 ps. After defining the minimum period resolution for the PLL clock 360 (e.g., 39.0625 ps), the frequency range of the PLL clock 360 can be defined by setting the M and D coefficients.

[0041] In this implementation, the desired frequency range of the signal Fout 380 is 200 to 400 MHz given the master clock 414 received by the Period Vernier Test Pattern Generator 320 is running at 400 MHz. Using equation (1), the M coefficient has a value of 64 if Fout 380 is 400 MHz, Fref 352 is 800 MHz, N is 64, and D is 1. The D coefficient of the programmable divider 534 is set to 1 because no division is required for the desired frequency range of the signal Fout 380. Likewise, the M coefficient has a value of 128 if Fout 380 is 200 MHz, Fref 352 is 800 MHz, N is 64, and D is 1. Therefore, M has a value between 64 and 128. By varying the D coefficient of the programmable divider 534, generating a wide range of clock frequencies is possible. Table 1 shows clock periods that can be obtained as a function of M and D, with N fixed at 64.

[0042] As can be seen in Table 1, division of the PLL clock 360 by varying the D coefficient of the programmable divider 534 will proportionately affect the frequency resolution. Nevertheless, frequency synchronization with the test pattern signals generated by the Period Vernier Test Pattern Generator 320 can be accomplished by choosing the proper M and D given a desired N. As can be seen, the clock periods that can be generated by the PLL clock 360 are a multiple of the test periods generated by the Period Vernier Test Pattern Generator 320. As can be seen, the clock periods that can be generated by the PLL clock 360 are a multiple of the test periods generated by the Period Vernier Test Pattern Generator 320.

	D			
	1	2	4	8
64	2.5	5	10	20
65	2.5390625	5.078125	10.15625	20.3125
66	2.578125	5.15625	10.3125	20.625
67	2.6171875	5.234375	10.46875	20.9375
68	2.65625	5.3125	10.625	21.25
69	2.6953125	5.390625	10.78125	21.5625
70	2.734375	5.46875	10.9375	21.875
71	2.7734375	5.546875	11.09375	22.1875
72	2.8125	5.625	11.25	22.5

PCT/US02/08627

M	73	2.8515625	5.703125	11.40625	22.8125
	74	2.890625	5.78125	11.5625	23.125
	75	2.9296875	5.859375	11.71875	23.4375
	76	2.96875	5.9375	11.875	23.75
	77	3.0078125	6.015625	12.03125	24.0625
	78	3.046875	6.09375	12.1875	24.375
	79	3.0859375	6.171875	12.34375	24.6875
	80	3.125	6.25	12.5	25
	81	3.1640625	6.328125	12.65625	25.3125
	115	4.4921875	8.984375	17.96875	35.9375
	116	4.53125	9.0625	18.125	36.25
	117	4.5703125	9.140625	18.28125	36.5625
	118	4.609375	9.21875	18.4375	36.875
	119	4.6484375	9.296875	18.59375	37.1875
	120	4.6875	9.375	18.75	37.5
	121	4.7265625	9.453125	18.90625	37.8125
	122	4.765625	9.53125	19.0625	38.125
	123	4.8046875	9.609375	19.21875	38.4375
	124	4.84375	9.6875	19.375	38.75
	125	4.8828125	9.765625	19.53125	39.0625
	126	4.921875	9.84375	19.6875	39.375
	127	4.9609375	9.921875	19.84375	39.6875
	128	5	10	20	40

Table 1 : Period in ns as a function of M and D

Phase Alignment

[0043] Phase alignment of the signal Fout 380 and the test pattern signals can be achieved by a two-step process: First, the divide-by-M circuit 520 is reset with proper calibration; then the signal Fout 380 is phase-aligned with the test pattern (which is generated by the Period Vernier Test Pattern Generator 320) after the transient out of the VCO 526, which takes place after resetting, has expired.

[0044] At each divider 520, 532, 534 phase information is lost (except for the feedback divide-by-N circuit 530 because this circuit multiplies the signal out of the VCO (VCO out) 542). The loss of phase information usually occurs unless the divide-by-M circuit 520 is precisely reset at the beginning of every test. Resetting the divide-by-M circuit 520 can be accomplished by using a reset signal (Reset) 308. A software controlled delay line DL 522 can be used to compensate for any delay in the reset logic that generates the reset signal 308 and guarantees that the reset signal 308 is provided to the divide-by-M circuit 530 at the right time. The timing calibration or timing delay value is introduced to the DL 522 through signal SW Control 306.

[0049] To provide for interaction with a user, a computer system can be used having a display device such as a monitor or LCD screen for displaying information to the user and a keyboard and a pointing device such as a mouse or a trackball by which the

PCT/US02/08627

user can provide input to the computer system. The computer system can be programmed to provide a graphical user interface through which computer programs interact with users.

[0050] Other embodiments are within the scope of the following claims.

9. The apparatus of claim 1 wherein the phase-locked-loop clock further comprises one or more programmable dividers that are controllable to adjust the frequency of the phase-locked-loop clock output.

10. The apparatus of claim 9 wherein the one or more programmable dividers include a first divider arranged at a reference input signal side of a phase-locked-loop, a second divider arranged in the feedback portion of the phase-locked-loop, and a third divider arranged at an output side of the phase-locked-loop.

11. The apparatus of claim 10 wherein the first divider comprises a divide-by-M divider, the second divider comprises a divide-by-N divider and the third divider comprises a divide-by-D divider, wherein M , N and D are programmable integer coefficients, and the frequency of the test clock signal is controllable by choosing M , N and D to select a desired output frequency, F_{out} , according to the following equation

$$F_{out} = F_{ref} * \frac{N}{M * 2 * D}$$

where F_{ref} is the reference input signal.

12. The apparatus of claim 11 wherein N corresponds to a period resolution.

13. The apparatus of claim 11 wherein N is 64.

14. The apparatus of claim 11 wherein D corresponds to a coarse frequency adjustment and M corresponds to a fine frequency adjustment.

15. The apparatus of claim 14 wherein D is a power of two.

16. A method of generating test signals comprising:
generating test pattern signals using a vernier technique; and
generating a test clock signal that is frequency-similar to phase-matched with the test pattern signals using a phase-locked-loop.

PCT/US02/018627

17. The method of claim 16 further comprising applying the generated test pattern signals and the phase-matched test clock signal to a device under test.
18. The method of claim 17 wherein the generated test pattern signals are applied to data pins of the device under test and the frequency-similar, phase-matched test clock signal is applied to the clock input pin of the device under test.
19. The method of claim 16 wherein generating a phase-matched test clock signal comprises synchronizing the test clock signal to the test pattern signals using the phase-locked loop.
20. The method of claim 19 wherein generating a phase-matched test clock signal further comprises generating the test pattern signals and the test clock signal based on a common master clock reference.
21. The method of claim 16 wherein generating the frequency-similar test clock signal comprises substantially matching a frequency of the test clock signal to a frequency of the test pattern signals.
22. The method of claim 21 wherein substantially matching the frequency of the test clock signal comprises controlling one or more programmable dividers to adjust the test clock signal to be a multiple or sub-multiple of the frequency of the test pattern signals.
23. The method of claim 16 wherein generating the frequency-similar test clock signal comprises controlling the frequency of the test clock signal by controlling a plurality of programmable dividers.
24. The method of claim 23 wherein controlling a plurality of programmable dividers comprises controlling a first divider arranged at a reference input signal side of a phase-locked-loop, controlling a second divider arranged in a feedback portion of the phase-locked-loop, and controlling a third divider arranged at an output side of the phase-locked-loop.

PCT/US02/08627

25. The method of claim 24 wherein the first divider is a divide-by-M divider, the second divider is a divide-by-N divider and the third divider is a divide-by-D divider, wherein M , N and D are programmable integer coefficients, and wherein controlling the frequency of the test clock signal comprises choosing M , N and D to select a desired output frequency, F_{out} , according to the following equation

$$F_{out} = F_{ref} * \frac{N}{M * 2 * D}$$

where F_{ref} is the reference input signal.

26. The method of claim 25 wherein N corresponds to a period resolution.

27. The method of claim 26 wherein N is 64.

28. The method of claim 25 wherein D corresponds to a coarse frequency adjustment and M corresponds to a fine frequency adjustment.

29. The method of claim 28 wherein D is a power of two.

30. The method of claim 16 further comprising:
changing a frequency of the test pattern signals; and
adjusting the frequency of the test clock signal to match the changed frequency of the test pattern signals by re-programming one or more programmable dividers.

31. The method of claim 30 further comprising re-synchronizing the test clock signal with the test pattern signals by controlling a delay line or a gate or both to alter a timing of the test clock signal.

32. A method of generating test signals for a device under test, the method comprising:

generating a master reference signal;
using a vernier technique to generate test pattern signals based on the master reference signal;
generating a test clock signal that is phase-matched with and frequency similar to the test pattern signals by providing the master reference signal as input to a phase-locked

loop and controlling one or more programmable dividers in the phase-locked-loop to adjust the test clock signal to be a multiple or sub-multiple of a frequency of the test pattern signals;

applying the test clock signal to the clock input pin of the device under test; and
applying the test pattern signals to data pins of the device under test.

33. The method of claim 32 further comprising:

changing a frequency of the test pattern signals; and

adjusting the frequency of the test clock signal to calibrate to the changed frequency of the test pattern signals by re-programming the one or more programmable dividers.

34. The method of claim 32 comprising re-synchronizing the test clock signal with the test pattern signals by controlling a delay line or a gate or both to alter a timing of the test clock signal.

35. The method of claim 32 wherein controlling one or more programmable dividers comprises controlling a first divider arranged at a reference input signal side of the phase-locked-loop, controlling a second divider arranged in a feedback portion of the phase-locked-loop, and controlling a third divider arranged at an output side of the phase-locked-loop.

36. The method of claim 35 wherein the first divider is a divide-by-M divider, the second divider is a divide-by-N divider and the third divider is a divide-by-D divider, wherein M , N and D are programmable integer coefficients, and wherein controlling the frequency of the test clock signal comprises choosing M , N and D to select a desired output frequency, F_{out} , according to the following equation

$$F_{out} = F_{ref} * \frac{N}{M * 2 * D}$$

where F_{ref} is the reference input signal.

1/5




FIG. 1




FIG. 2

SUBSTITUTE SHEET (RULE 26)

2/5




FIG. 3

SUBSTITUTE SHEET (RULE 26)

3/5





FIG. 4

SUBSTITUTE SHEET (RULE 26)

4/5



SUBSTITUTE SHEET (RULE 26)

5/5




FIG. 6

SUBSTITUTE SHEET (RULE 26)

BLANK PAGE

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
26 September 2002 (26.09.2002)


PCT

(10) International Publication Number
WO 02/075337 A3

- (51) International Patent Classification: G01R 31/319, G11C 29/00, G01R 31/3193 (US), WEST, Burnell, C. [USA/US]; 46750 Sentinel Drive, Fremont, CA 94539 (US).
- (21) International Application Number: PCT/US02/08627 (74) Agent: PHILLIPS, John, C.; Fish & Richardson P.C., 4350 La Jolla Village Drive, Suite 500, San Diego, CA 92122 (US).
- (22) International Filing Date: 19 March 2002 (19.03.2002)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
60/277,675 20 March 2001 (20.03.2001) US
60/277,795 21 March 2001 (21.03.2001) US
- (63) Related by continuation (CON) or continuation-in-part (CIP) to earlier application:
US 60/277,675 (CON)
Filed on 20 March 2001 (20.03.2001)
- (71) Applicant (for all designated States except US): NPTEST, INC. [US/US]; 150 Bayshore Drive, San Jose, CA 95134 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): DALLA RICCA, Paolo [US/US]; 362 McDuff Avenue, Fremont, CA 94539
- (81) Designated States (national): AI, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GR, GM, GT, GU, HK, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MY, NZ, OM, PA, PE, PG, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SI, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
with international search report

[Continued on next page]

(54) Title: LOW-JITTER CLOCK FOR TEST SYSTEM



(57) Abstract: Generating test signals for a device (340) under test (DUT) involves generating a master reference signal, using a vernier technique to generate test pattern signals based on the master reference signal (352, 318), generating a test clock signal (338) that is phase-locked with and frequency similar to the test pattern signals (322) by providing the master reference signal as input to a phase-locked loop (PLL (350)) and controlling one or more programmable dividers (520, 530, 532) in the PLL to adjust the test clock input pin of the DUT, and applying the test pattern signals to data pins of the DUT. When the frequency of the test pattern signals is changed, the test clock signal frequency may be adjusted to calibrate to the changed frequency of the test pattern signals by re-programming the programmable dividers.

WO 02/075337 A3

WO 02/075337 A3

(88) Date of publication of the international search report:
23 October 2003

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

PCT/US 02/08627

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G01R31/319 G11C29/00 G01R31/3193		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC 7 G01R G11C		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used) PAJ, EPO-Internal, INSPEC, IBM-TDB, WPI Data		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 05, 31 May 1999 (1999-05-31) & JP 11 038100 A (ADVANTEST CORP), 12 February 1999 (1999-02-12) abstract	1-36
Y	-& US 6 275 057 B1 (ADVANTEST) 14 August 2001 (2001-08-14) the whole document	9-15, 22-29, 35, 36
X	US 5 581 177 A (OSTERTAG EDWARD A ET AL) 3 December 1996 (1996-12-03)	1-8, 16-21, 30-34
Y	abstract; figures 1-3, 11-13, 16 column 1, line 4 - column 6, line 35 --- -/-	9-15, 22-29, 35, 36
<input checked="" type="checkbox"/> Further documents are listed in the continuation of box C. <input checked="" type="checkbox"/> Patent family members are listed in annex.		
* Special categories of cited documents:		
A document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *Z* document member of the same patent family		
Date of the actual completion of the international search 21 March 2003		Date of mailing of the international search report 27/03/2003
Name and mailing address of the ISA European Patent Office, P.O. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel (+31-70) 340-2040, Telex 31 651 epo nl, Fax (+31-70) 340-3016		Authorized officer Böhm-Pélissier, A

Form PCT/ISA/210 (second sheet) (July 1992)

page 1 of 2

BNSOCCID: <WO... 02075337A3 1>

PAGE 33/35 * RCVD AT 12/2/2004 5:32:01 PM [Eastern Standard Time] * SVR:USPTO-EFXXRF-1/2 * DNIS:8729306 * CSID:++ * DURATION (mm-ss):09-50

PCT/US 02/08627

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 491 673 A (OKAYASU TOSHIYUKI) 13 February 1996 (1996-02-13)	1-8, 16-21, 30-34
Y	abstract; figures 1,2,5,7 column 1, line 4 -column 6, line 35	9-15, 22-29, 35,36
A	US 5 212 443 A (GRAEVE EGBERT ET AL) 18 May 1993 (1993-05-18) abstract; figures 2-5	1-36
A	US 6 128 754 A (GRAEVE EGBERT ET AL) 3 October 2000 (2000-10-03) abstract; figures 1,2	1-36

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

page 2 of 2

3N500010 <WO

02078357A.1 1 >

PAGE 34/35 * RCVD AT 12/2/2004 5:32:01 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID:* * DURATION (mm-ss):09-50

INTERNATIONAL SEARCH REPORT

Information on patent family members

Inter national Application No

PCI/US 02/08627

Parent document cited in search report		Publication date	Patent family member(s)	Publication date
JP 11038100	A	12-02-1999	US 6275057 B1	14-08-2001
US 5581177	A	03-12-1996	CA 2127192 A1	02-01-1995
			DE 4423186 A1	19-01-1995
			FR 2712987 A1	02-06-1995
			FR 2716976 A1	08-09-1995
			GB 2280963 A ,B	15-02-1995
			JP 3215265 B2	02-10-2001
			JP 8146088 A	07-06-1996
US 5491673	A	13-02-1996	DE 4445311 A1	07-12-1995
			JP 3183494 B2	09-07-2001
			JP 8051346 A	20-02-1996
			KR 218125 B1	01-09-1999
US 5212443	A	18-05-1993	DE 69125438 D1	07-05-1997
			DE 69125438 T2	30-10-1997
			EP 0474274 A2	11-03-1992
			JP 3220480 B2	22-10-2001
			JP 6094796 A	08-04-1994
			US 5477139 A	19-12-1995
US 6128754	A	03-10-2000	EP 0918227 A2	26-05-1999
			JP 11223657 A	17-08-1999
			TW 407210 B	01-10-2000

Form PCT/ISA/210 (patent family annex) (July 1992)